Evln Ranga Charyulu; Lal Kishore, K.
(Электронное моделирование, 2009)
Delay analysis of 500 million transistor integrated circuit is optimized using test plan L8, in the form of an orthogonal array and a software for automatic design and analysis of experiments both based on the Taguchi ...